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I. ABSTRACT
The technological exploitation of ferroelectricity in CMOS
electron devices offers new design opportunities, but also
significant challenges from an integration, optimization and
modelling perspective. We here revisit the working principle
and the modelling of some novel ferroelectric based devices,
with an emphasis on energy efficiency and on applications to
new computational paradigms.
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II. INTRODUCTION
The slowing down of the CMOS geometrical scaling has
steered the research in electron devices for computing ap-
plications to new functionalities for innovative computational
paradigms and to the energy efficiency. The energy dissipation
in CMOS digital circuits can be improved by an aggressive
VDD scaling that, however, is hampered by the requirement of
a large ratio [Ion/Ioff ]. This led to the quest for transistors fea-
turing a room temperature subthreshold swing below 60mV/dec
[1]–[5], and thus capable of improving [Ion/Ioff ] in near-
threshold or sub-threshold circuits. At the same time, the rise
of artificial intelligence has emphasized the need for hardware
platforms conceived for new computational paradigms, such
as crossbar arrays for artificial deep neural networks [6],
and new hybrid memristive-CMOS circuits for spike-based
neuromorphic processors [7], [8].
The discovery of a robust ferroelectricity in hafnium oxides
opened exciting perspectives for a exploitation of ferroelectric
materials in CMOS technologies [9], [10], with prospective
applications including negative capacitance transistors, non
volatile memories and memristors [11], [12].
In this paper we review a few selected topics from this
exciting research field.
III. CORRELATED DOMAIN DYNAMICS AND NEGATIVE
CAPACITANCE OPERATION
The negative capacitance (NC) operation of ferroelectric
materials and devices has been originally proposed based on a
homogeneous Landau theory [1], and for a Metal-Ferroelectric-
Insulator-Metal (MFIM) capacitor sketched in Fig.1(a). In such
a single domain picture an NC stabilization condition can be
derived as (CD+CF )<1/(2|α| tF ) [13], [15], where α is the
anisotropy constant of the polarization (P ) term in the ferro-
electric dynamic equations, and CD=ε0εD/tD, CF =ε0εF /tF ,
Fig. 1: (a) Sketch of a MFIM capacitor used as template device for
simulations of both NC operation in Sec.III, and FTJs in Sec.IV. MF , MD
are the electrodes contacting respectively the ferroelectric and the dielectric,
and tF , tD are the ferroelectric and dielectric thickness. (b) Sketch of the
ferroelectric domains, where d and w are respectively the side of the square
domains and the width of the domain-wall region entering the LGD equations
[15]. In this work we used d=5 nm and w/d=0.1.
with tD, εD, tF , εF being the thickness and relative permittivity
of the dielectric and ferroelectric materials, respectively.
A more thorough investigation based on the multi-domain
Landau, Ginzburg, Devonshire (LGD) theory has recently
pointed out that the coupling constant k of the domain wall
energy has an important influence on the NC stabilization [13],
[14] (see Fig.1), and a k dependent stability condition was
derived in [15], [16].
From an experimental standpoint, NC observations have
been first reported for ferroelectric films connected in series
to an external resistance [17], [18], then discussed for steep
slope FETs [19]–[21], and more recently assessed in Metal-
Ferroelectric-Insulator-Metal (MFIM) capacitors [22], [23].
From the standpoint of the multi-domain LGD equations,
the NC behaviour corresponds to a strongly correlated domain
dynamics as illustrated by the simulations reported in Fig.2 and
obtained with the modelling approach discussed in [15], [16].
For a relatively large domain wall coupling constant k=2·10−9
m3/F, the trajectories for all domains are tightly correlated,
whereas for a smaller k we see that the switching occurs via a
domain nucleation process.
Figure 3 reports the domain averaged voltage drop, VD,AV ,
for the k values used in Fig.2. The correlated switching process
results in a hysteresis free NC behavior and, during the VT
ramp, VD,AV increase faster than VT itself, thus leading to
a larger than one voltage gain [∂VD,AV /∂VT ], which is the
original idea behind the NC exploitation in nanoscale FETs
[1].
The possible advantages of a ferroelectric NC operation
have been investigated up to a full-chip level and in a high
Fig. 2: Simulated spontaneous polarization versus ferroelectric field of each
individual domain in an Hf0.5Zr0.5O2-Ta2O5 MFIM structure. Simulation
parameters are εF = 33, εD = 23.5, tF = 11.6 nm, tD = 13.5 nm,
α = −4.6·108m/F , β = 9.8·109 m5/C2/F and γ = 0, that provide good
agreement with experiments of [23]. The simulated device has nD= 20 × 20
domains.
quality industrial technology [24]. While the benefits of the
NC operation on the sub-threshold characteristics of actual
transistors seem only modest, design studies for NC transistors
are still being actively reported [25]–[27].
IV. POLARIZATION DEPENDENT TUNELLING IN FTJS
Ferroelectric Tunnelling Junctions (FTJs) are promising can-
didates as highly energy efficient memristors, in fact the polar-
ization switching is an ultra low energy mechanism to enable
the potentiation and depression and, moreover, the readout
impedance is very large. The originally proposed FTJ relies on
a metal-ferroelectric-metal (MFM) junction [28], whose band
diagram is sketched in Fig.4(a). The metal electrodes must have
different screening lengths, λ1 and λ2, to obtain a polarization
dependent tunnelling.
The MFIM architecture sketched in Fig.4(b), instead, sepa-
rates the switching element and the tunnelling oxide, and an
experimental demonstration of a Back-End-Of-Line (BEOL),
four level FTJ memristor has been recently reported in [29].
Fig. 3: Voltage enhancement across the thin insulator in NC condition
(blue line), compared to the hysteretic one (green line), versus applied external
voltage (same simulations reported also in Fig.2). The NC condition allows a
voltage gain (red line) greater than 1 across the central VT region, between
−4V and 4V .
Fig. 4: (a) Band diagram for an MFM based FTJ, where λ1 and λ2 (with
λ1>λ2) are the screening lengths in the metal electrodes. (b) Cross-section
of a MFIM based FTJ (see also Fig.1(a)) used for simulations in Sec.IV.
(c) Band diagram across a MFIM based FTJ during reading VT =VR. qVD
should be larger than the ferroelectric tunnelling barrier [ΦM,D−χF ], so
that the ferroelectric conduction band profile can drop below Ef,MD . The
band diagram is shown for two different dielectric constants εD2>εD1 of the
tunnelling oxide. (d) Same as in (c) but for the retention condition at VT =0.
The depolarization field EDEP≈Pr [εF (CD/CF + 1)]−1, where Pr is the
remanent polarization, should be minimized, and it larger the smaller is εD .
E0 and ΦM,D are respectively the vacuum level and the work function of
the MD electrodes. χF , χD are the electron affinity of the ferroelectric and
dielectric, Ef,MD , Ef,MF are the Fermi levels of the MD and MF electrode
(see also Fig.1(a)).
A robust operation of an MFIM based FTJ requires that
during reading the oxide voltage drop VD is large enough
to have qVD>[ΦM,D−χF ] (see Fig.4(c)), so that tunnelling
is limited by the thin dielectric layer. This can be achieved
for a small enough CD=εD/tD which, however, enhances the
depolarization field EDEP destabilizing the polarization state
during retention (see Fig.4(d)). It is evident that device design
entails quite delicate tradeoffs that demands a sound modelling
support. In this respect, Fig.5 shows the simulated read current
characteristics for an HZO/Al2O3 FTJ. A four level operation
is observed and the simulated read currents are in fairly good
agreement with experiments in [29].
Fig. 5: Simulations for the read current of an HZO/Al2O3 FTJ (tF =12nm,
tD=2nm) versus read voltage VR. The box plots for experiments were inferred
from the cycle to cycle variations reported Fig.3(d) of [29] (device area ≈3.14·
10−4 cm2). The inset shows the signal waveforms for the write and read
operation. The reset voltage is −8V .
V. POLARIZATION DEPENDENT IDS IN FEFETS
Ferroelectric FETs (FeFETs) represent an alternative device
concept for neuromorphic and in-memory computing systems.
Several BEOL-compatible HfO based ferroelectric capacitors
[30], [31], as well as ferroelectric memristors have already been
demonstrated [32]–[34].
Figure 6 shows a 2D-FeFET with an n-type polysilicon
active region and, as such, compatible with a BEOL integration.
Simulation results are obtained using Sentaurus TCAD and
are reported in Fig.7 for very different values of channel
doping concentrations. Because the ferroelectric layer is placed
between a metal electrode and a semiconductor channel ma-
terial, the semiconductor depletion can set serious limitations
to the ferroelectric switching to a negative polarization (i.e. a
polarization pointing to the metal contact, see Fig.6).
In this respect, a high channel doping concentration can avoid
the complete depletion of the thin polysilicon layer during the
switching to negative polarization. While this is a desirable
behavior from a polarization switching perspective, high doping
concentrations reduce the conductance modulation induced by
the ferroelectric switching, as it is shown in Fig.7. On the
other hand doping concentrations lower than about 1019 cm−3
can enlarge the difference in the read current for positive and
negative polarization (see Fig.7), however during the switching
to negative polarization the polysilicon gets fully depleted and
a minority carrier inversion is needed. In this case the physical
mechanisms for the supply of minority carriers become crucial.
For an SRH generation of minority carriers we need small
carrier lifetimes, in which case the polysilicon channel can help
because the defects at the grain boundaries largely enhance
the generation rates compared to mono-crystal silicon [35]. An
alternative design option may be give by mid-gap Schottky
contacts able to supply both electrons and holes, but at the
cost of a larger contact resistance.
VI. OUTLOOK AND CONCLUSIONS
The ferroelectricity has introduced substantial innovation
in the design of electron devices. The support of modelling
and simulation is important to unleash the potentials of these
materials, particularly in new applications such as hybrid
memristive-CMOS neuromorphic processing systems.
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